We describe the performance of a 512x512 gated CMOS read out integrated circuit (ROIC) with a 250 ps exposure time. A low-skew, H-tree trigger distribution system is used to locally generate individual pixel gates in each 8x8 neighborhood of the ROIC. The temporal width of the gate is voltage controlled and user selectable via a precision potentiometer. The gating implementation was first validated in optical tests of a 64x64 pixel prototype ROIC developed as a proof-of-concept during the early phases of the development program. The layout of the H-Tree addresses each quadrant of the ROIC independently and admits operation of the ROIC in two modes. If "common mode" triggering is used, the camera provides a single 512x512 image. If independent triggers are used, the camera can provide up to four 256x256 images with a frame separation set by the trigger intervals. The ROIC design includes small (sub-pixel) optical photodiode structures to allow test and characterization of the ROIC using optical sources prior to bump bonding. Reported test results were obtained using short pulse, second harmonic Ti:Sapphire laser systems operating at λ~ 400 nm at sub-ps pulse widths.
INTRODUCTION
X-ray imaging instruments are ubiquitous diagnostics for high energy density physics experiments. At NIF, x-ray imagers are used routinely to measure laser entrance hole (LEH) closure [1] , obtain time-resolved images of imploding cores [2] , study radiograph dynamic processes at high density [3] , and record dynamic diffraction patterns in materials science experiments [4] . Future experiments at NIF would benefit from multiple frame (8 or more), single line of sight xray imaging detectors capable of producing megapixel images, at 20 μm spatial resolution with user selectable gate durations adjustable over a range spanning 10-1000 ps, recording x-ray images over a range of x-ray energies spanning 1-50 keV.
Virtually all of these projected applications require multiple frames along a single line-of-sight; however, additional requirements on energy range, frame rate, gate width, and sensor response time are application specific. It is difficult to satisfy all of these requirements in a single embodiment of an imaging sensor. We have adopted a development approach which admits the use of a common platform for sensor readout; application specific embodiments are engineered by integrating the ROIC with customized sensors tailored to meet each experimental requirement.
This development was undertaken as a Lawrence Livermore National Laboratory (LLNL) and Massachusetts Institute of Technology Lincoln Laboratory (MIT-LL) collaboration that leveraged MIT-LL expertise in solid state imaging technology and LLNL expertise in both High Energy Density Science and high speed detection. In the phase I program a 64x64 pixel prototype ROIC [5] , supporting electronics and control software, was designed and fabricated to permit experimental testing and validation of the conceptual design. The 64x64 pixel prototype ROIC included photodiode structures in each pixel that enabled dynamic testing using short pulse laser excitation of the internal photo-diodes. A critical issue for these imagers is providing a low-skew trigger across the ROIC. In our prototype design, an H-Tree trigger distribution system provides each 8x8 group of pixels (neighborhood) with a trigger input, and the sampling gates are generated locally utilizing on chip processing of the trigger signal within each neighborhood. The validated concepts were used in the design of the phase II implementation, a 512x512 imager.
The 512x512 ROIC is actually comprised of four 256x256 quadrants. Triggers for each quadrant are generated via an HTree structure, identical to that discussed above; however, the major H-Tree in each quadrant can be triggered independently. Therefore, the camera is capable of providing up to four 256x256 images. The 64x64 test imager was fabricated using a 0.18 μm CMOS mixed-mode process. Pixels are 30 μm square and include the sampling circuit, the NAND gate pulse forming circuit, decoupling capacitors, readout circuitry, and a photodiode detector. The photodiode enables the testing of the ROIC with visible light. The 64x64 sensor was designed as a selfcontained test circuit; bump bond technology was to be developed as part of the follow-on program so bump landings were not included.
To further aid in evaluation, the photodiodes in some of the pixels in each 8x8 neighborhood were sacrificed to accommodate test circuits that help to characterize skew, jitter, and dynamic range of the ROIC. Six pixels along the top and bottom edges of the neighborhood are tied to V dd and ground to provide high and low signals, six pixels along the left edge have varying current sources, and the four corner pixels have circuitry for measuring the skew between adjacent neighborhoods. This leaves a 6x7 array of pixels in each neighborhood available for imaging. The pattern left by the test circuits and imaging pixels can be seen in Figure 3 . Figure 3 . 64x64 image showing the test circuit and imaging pixels. The skew testing pixels are in white, the high and low pixels appear grey (arrayed horizontally between the skew pixels), and the current source pixels appear black (arrayed vertically between the skew pixels).
Optical tests of the 64x64 pixel prototype were performed using a 200 fs pulse width, frequency doubled (λ ~400 nm) Ti:Sapphire laser at the Short Pulse Laser Laboratory (SPL) at National Security Technologies, LLC, Livermore Operations (NSTec-LO). The beam was formatted to underfill the ROIC and the Gaussian spatial profile of the beam can be seen in images shown in Figure 4 . The SPL's timing system was used to vary the timing between the output 200 fs laser pulse and the gate trigger edge sent through the H-tree. By capturing images at varying times and plotting the average DN for the imaging pixels, a temporal profile of the exposure gate (gate profile) is formed. The temporal duration of the gate is controlled by a user adjustable analog voltage V delay . Two examples of this are shown in Figure 5 . With the minimum setting of V delay = .5 V the gate is ~200 ps long (left panel) at the maximum setting of V delay = 1.7 V (right panel) the gate is ~650 ps long. The timing system used for these measurements had an RMS jitter of order 50 ps and dominates the observed scatter in DN values (at a nominal delay setting) observed on the rising and falling edged of the ~ 200 ps gate pulse. These measurements validated the use of local gate generation in combination with the H-Tree trigger distribution to provide low-skew gating of large arrays.
512X512 READOUT INTEGRATED CIRCUIT
The 512x512 ROIC is also a 30-µm pixel design. The repetitive nature of the H-tree structure readily allowed 8x scaleup in both dimensions to produce a 512x512 array. An added feature of this design, illustrated in Figure 6 , is the ability to independently gate each of the four quadrants of the 512x512 readout. This is accomplished by the use of an AND The 512x512 bottom rows fixed current bine the comm nds to the nega , and all quadr e gated indepen nt shutter input H-tree structure s in the figure is micrograph of t ng of an x-ray otodiode is inc area is no more 
LOW ENERGY X-RAY SENSORS
Our preliminary design for the sensor is a back-illuminated, 20 μm thick Si photodiode biased at 20V. Assuming an Si saturated carrier velocity [7] of 10 7 cm/sec, the detector can provide ~200 ps temporal response with good quantum efficiency for x-ray energies below 10 keV. The sensor is continuously active so a mechanism to dump the photocurrent before and after image acquisition is needed. Current return is provided by metal-filled, through-wafer vias that shunt the diode current when the ROIC sampling gates are closed. Images are acquired by diverting the sensor current to the ROIC sampling capacitors during the gate. This architecture requires that we sacrifice a small number of signal pixels in the sensor interior for current return and provide additional shunting vias at the wafer perimeter. The details of the sensor design will be presented in a forthcoming publication [8] .
CONCLUSION
We have developed a general-purpose, gated CMOS read-out integrated circuit with a user selectable gate. An H-tree trigger distribution system supplies low-skew trigger signals to 8x8 pixel neighborhoods where local circuitry processes the input to generate the pixel gates. The gate width is voltage programmed and user selectable over a temporal range between 250 ps and 2.7 ns. Test of the trigger performance and measurement of the gate profile were performed with short pulse, frequency doubled Ti:sapphire laser radiation as an excitation source for on-chip photodiode sensors contained within each pixel. Ongoing experiments are improving the fidelity of the gate profile measurement and better quantifying the noise of the ROIC by improving uniformity of sensor illumination and limiting high spatial frequency amplitude noise in the laser output. We are actively pursuing development of x-ray photodiode arrays which will be bump-bonded to the ROIC to form a 512x512 element soft x-ray gated imager.
